Hardware co-simulation of 1024-point FFT and it's Implementation, in Simulink, Xilinx Vivado IDE on Zynq-7000 FPGA
##plugins.themes.bootstrap3.article.main##
In this paper a 1024-point FFT Algorithm is implemented on Zynq-7000 FPGA device. The design implementation uses Hardware co-simulation in Simulink and Xilinx Vivado environments with Zynq-7000 FPGA target evaluation board using JTAG setup. The power parameter for the configured FFT IP core for 1024 point and the signal source DDS block are estimated. The DDS with both sine and cosine signal outputs enabled, consume a power of 0.277 W, whereas, the 1024 point FFT core consume a power of 0.044 W. Further when 2 DDSs were instanced to generate orthogonal sine and cosine sources for OFDM signals of same frequency 1MHz each, a total of 0.277W power is consumed. When a single DDS core is configured for both sine or cosine signal only configuration by instancing a 1024-point FFT core the total power consumed is 0.268W and 0.267W, respectively, a 1mW higher to cosine case. Further, when 1024 point FFT core power alone is calculated it is found to be 0.044W (or 44mW). When a single DDS is instanced for OFDM signal generation by opting both the sine cosine signals, it consumed a total power of 0.233 W saving a power of 0.044W or 44mW by sine or cosine data re-use from the LUT ROM of DDS. Thus saving a power of 44mW by using data re-use through LUT’s of DDS. This is a significant power saving. In this, hardware co-simulation process, Xilinx system generator tool (Sysgen) is used. This implementation is coded using Verilog HDL, verified on Xilinx Vivado platform on the Zynq-7000 FPGA device. Note that Zynq-7000 is supporting hardware co-simulation, hence the 1024-point FFT has been implemented on this device. The simulation results are captured on Xilinx signal viewer for a proper conclusion.
Downloads
References
-
John G. Proakis, Digital Communications. New York, 4th edition: McGraw Hill Education, 2001.
Google Scholar
1
-
Behrouz A. Forouzan, Data Communication and Networking. New Delhi, 4th edition: Tata McGraw Hill Education Private Limited, 2006.
Google Scholar
2
-
J. W. Cooley, and J. Tukey, “An algorithm for machine calculation of complex Fourier series” Math. Comput., vol. 19, pp. 297301, Apr.1965, vol. 19.
Google Scholar
3
-
Xilinx, Xilinx User Guide. 2017.
Google Scholar
4
-
Neil H. E.Weste, David M. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. 4th Edition, Pearson Education, 2011.
Google Scholar
5
-
L. Dadda, “Some scheme for parallel multipliers” Alta Frequenza, vol. 34, March1965
Google Scholar
6
-
Booth, “A signed binary multiplication technique,” Quarterly Journal of Mechanics and Applied Mathematics, vol. 4, pp. 236_240, June 1951.
Google Scholar
7
-
R. Brent and H. Kung, _A regular layout for parallel adders, _ IEEE Transaction on Computers, vol. 34, pp. 260_264, March 1982.
Google Scholar
8
-
Beaumont-Smith; C. -C. Lim, _Parallel prefix adder design,_ in proc. of 15th IEEE Symposium on Computer Arithmetic, vol. 34, pp. 218_225, March 2001.
Google Scholar
9
-
Lars Wanhammar, DSP Integrated Circuits, San Diego, California, USA, 1999.
Google Scholar
10
-
S. M. Trimberger, Field-Programmable Gate Array Technology. Kluwer Academic Publishers, 1994.
Google Scholar
11
-
Sajib Barua, "A Master of Science thesis, Fast Fourier Transform for Option Pricing: Improved Mathematical Modeling and Design of an Efficient Parallel Algorithm available at:,_ 2004, https://pdfs.semanticscholar.org/16b0/90e480f3f36407f442488e233749c687f245.pdf.
Google Scholar
12
-
S. Ramachandran, Digital VLSI Systems Design A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog. Springer, 2007.
Google Scholar
13
-
Steve Kilts, Advanced FPGA Design. Architecture, Implementation and Optimization. Newyork: IEEE Press, Wiley, 2007.
Google Scholar
14
-
Zynq-7000 SoC Technical Reference Manual.
Google Scholar
15
-
M.C. Parameshwara, and H.C. Srinivasaiah, _Study of Spectral Purity Dependence on Sine-ROM Size in a Digitally Controlled Frequency Synthesizer, IEEE WiSPNET 2017 conference.,, pp. 2552_2556, March 2017.J. W. Cooley, How the FFT gained acceptance, IEEE Signal Processing Magazine, vol. 9, no. 1, pp. 10_13, Jan 1992.
Google Scholar
16
-
Sysgen, Sysgen-ug897-vivado-user.2014
Google Scholar
17
Most read articles by the same author(s)
-
K. S. Shashidhara,
H. C. Srinivasaiah,
Implementation of 1024-point FFT Soft-Core to Characterize Power and Resource Parameters in Artix-7, Kintex-7, Virtex-7, and Zynq-7000 FPGAs , European Journal of Engineering and Technology Research: Vol. 4 No. 9: SEPTEMBER 2019 -
G. V. Malleshaiah,
H. C. Srinivasaiah,
A Novel DRAM Cell Structure with Parasitic Storage Capacitance for SoCs on SoI Wafer in 65nm Planar MOS Technology , European Journal of Engineering and Technology Research: Vol. 3 No. 10: OCTOBER 2018