##plugins.themes.bootstrap3.article.main##

Nowadays planar graphene based interconnects known as graphene nano-ribbons (GNR), are used for interconnections in VLSI and ULSI chips. The form of GNR which is widely used is multi layer graphene nano-ribbon (MLGNR). In this paper study of propagation delay of a driver-interconnect-load system (DIL) has been carried out along with MLGNR beyond 16nm and comparison has been made with the DIL systems used at 16 nm. In this work different numbers of devices that are connected in parallel have also been considered for three different operating regions like super threshold region, near threshold region, and sub threshold region.

Downloads

Download data is not yet available.

References

  1. D. Gunlycke, H. M. Lawler, and C. T. White, “Room-temperature ballistic transport in narrow graphene strips”, Physical Review B, vol.75, no. 8, 2007, pp. 085418-1- 085418-5.
     Google Scholar
  2. O. Roslyak, G. F. Gumbs, and D. Huang, “Tunable band structure effects on ballistic transport in graphene nanoribbons”,Phy. Lett. A,vol.374, 2010, pp. 4061–4064.
     Google Scholar
  3. S. Bhattacharya and S. Mahapatra, “Negative differential conductance and effective electron mass in highly asymmetric ballistic bilayer graphene nanoribbon”, Phys. Lett. A, vol. 374, no. 28, 2010, pp.2850–2855.
     Google Scholar
  4. C. Xu, H. Li, and K. Banerjee, “Graphene nano-ribbon (GNR) interconnects: A genuine contender or a delusive dream?”, in IEDM Tech. Dig, 2008, pp. 201–204.
     Google Scholar
  5. P.Agnihotry, and R.P.Agarwal, “Performance Analysis of CMOS And FinFET Driver with MLGNR at 16nm”,International Journal of Science, Technology & Management (IJSTM), vol. 04, no. 04,2015, pp. 88-94.
     Google Scholar
  6. L. X. Benedict, V. H. Crespi, S. G. Louie, and M. L. Cohen, “Static conductivity and superconductivity of carbon nanotubes—Relations between tubes and sheets”, Phys. Rev. B, Condens. Matter, vol. 52, no. 20, 1995, pp. 14 935–14 940.
     Google Scholar
  7. P. Mishra, A. Muttreja, and N. K. Jha, Nanoelectronic Circuit Desig, springer,2011.
     Google Scholar
  8. P.Mishra “Low-power FinFET Circuit Design and Synthesis under Spatial and Temporal Variations” Ph.D Thesis, Princeton University, New Jersey, United States,2012.
     Google Scholar